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Abstract 
 
In this paper, 20nm - 80nm channel length (Lch) InGaAs gate-
all-around (GAA) nanowire MOSFETs with record high on-
state and off-state performance have been demonstrated by 
equivalent oxide thickness (EOT) and nanowire width (WNW) 
scaling down to 1.2nm and 20nm, respectively. SS and DIBL 
as low as 63mV/dec and 7mV/V have been demonstrated, 
indicating excellent interface quality and scalability. Highest 
ION = 0.63mA/μm and gm = 1.74mS/μm have also been 
achieved at VDD=0.5V, showing great promise of InGaAs 
GAA technology for 10nm and beyond high-speed low-
power logic applications. 
 
Introduction 
 
Recently, a top-down technology for III-V GAA nanowire 
MOSFETs has been demonstrated [1-2]. However, the device 
metrics such as gm, VDD, SS, DIBL, and the Lch scaling of the 
III-V GAA devices demonstrated in [1] are still greatly 
limited by the large EOT of the devices. In this paper, we 
experimentally demonstrate InGaAs GAA nanowire 
MOSFETs with an EOT down to 1.2nm by the successful 
integration of ternary oxide dielectric LaAlO3 (k~16) [3]. The 
reduction of EOT has allowed the demonstration of the first 
20nm Lch InGaAs MOSFETs with gm as high as 1.74mS/μm 
at Vds=0.5V and negligible short channel effects (SCE). A 
systematic scaling metrics study with Lch between 20-80nm 
and nanowire size-dependent transport study with WNW 
between 20-35nm has also been carried out for three different 
gate stacks, demonstrating near-ideal SS=63mV/dec and 
DIBL=7mV/V. It is shown that the integration of 4nm 
LaAlO3 with ultra-thin 0.5nm Al2O3 interfacial layer allow 
reduction of EOT to 1.2nm with optimized interface trap 
density (Dit), offering excellent scalability, near-ballistic 
transport, and high gm at low supply voltage. 
 
Experiment 
 
Fig. 1 shows a diagram of an InGaAs GAA nanowire 
MOSFET fabricated in this work. The starting material is a 
30nm lightly p-doped InGaAs channel layer, an 80nm 
undoped InP sacrificial layer, and a 100nm undoped InAlAs 
etch stop layer on semi-insulating InP (100) substrate grown 
by molecular beam epitaxy (MBE). The InGaAs channel 
layer consists of 10nm In0.53Ga0.47As layer sandwiched by 
two 10nm In0.65Ga0.35As layers to boost the channel mobility 
and reduce the Dit. Key device dimensions are shown in Fig. 
1 and the process flow is shown in Fig. 2. The three gate 
stacks studied are highlighted in Figs. 1-2. Samples A and B 
have a 0.5nm Al2O3/4nm LaAlO3 stack (EOT = 1.2nm), 
where Al2O3 was grown before LaAlO3 for sample A and 
vice versa for sample B in order to study the effect of ultra-
thin Al2O3 passivation layer on the LaAlO3/InGaAs interface 
quality. Sample C has 3.5nm Al2O3 gate (EOT = 1.7nm). The 
fabrication process is similar to that demonstrated in [1]. The 
additional InAlAs bottom layer provides better control of the 
selective wet etching in the nanowire release process and cuts 
off parasitic leakage through the substrate. The 
Al2O3/LaAlO3/WN high-k/metal gate stacks were all 
deposited by atomic layer deposition (ALD) in a tubular 
reactor without air break between layers. A short-time 
buffered oxide etch and 10% (NH4)2S passivation were 
performed before transferring the samples to the ALD reactor. 
The Al2O3 and LaAlO3 were grown at 300 oC and the WN 
was grown at 385oC. Lanthanum tris(N,N’-
diisopropylformamidinate), trimethylaluminum, and H2O 
were used as the precursors for LaAlO3 deposition, while 
bis(tert-butylimido)bis(dimethylamido)tungsten(VI) vapor 
and ammonia gas were use as the WN precursors. The sheet 
resistance of the ALD WN film was measured by a four-point 
probe station, and the resistivity was 2.2 mΩ·cm for a 40 nm 
WN film. The excellent conformity and uniformity of the 
ALD process is critical for realizing the GAA structure with 
ultra-small EOT. The Lch is varied from 80nm down to 20nm, 
WNW is varied from 35nm down to 20nm with a fixed 
nanowire height (HNW) of 30nm defined by the MBE 
thickness. The nanowire length (LNW) is fixed at 200nm. Four 
parallel wires are integrated in each device. The nanowires 
are aligned along [100] direction as required by the 
anisotropic release process, which also defines the transport 
direction of the GAA devices. Fig. 3 shows the top-view 
SEM images of the 20nm PMMA mask defining the smallest 
Lch and a finished GAA device. Note that due to the dopant 
diffusion, the actual Lch is smaller than the defined Lch. All 
patterns were defined by a Vistec VB6 UHR electron beam 
lithography system and dry etching was performed with a 
Panasonic E620 high density plasma etcher. The MOSFET 
electrical characterization was performed using a Keithley 
4200 at room temperature. 
 
Results and Discussion 
 
Fig. 4-6 show the well-behaved output characteristics, 
transfer characteristics, and gm-Vgs of a GAA FET (sample A) 
with Lch = WNW = 20nm. The current is normalized by the 
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total perimeter of the nanowires, i.e. WG = 2×(WNW + HNW) 
×(Wire Number). The 20nm Lch device shows negligible 
channel length modulation, ION = 850μA/μm at VDD = 0.8V, 
gm = 1.65mS/μm at Vds = 0.5V, SS = 75mV/dec and DIBL = 
40mV/V. The device operates in enhancement-mode with VT 
= 0.14V extracted by linear extrapolation at Vds = 0.05V. Fig. 
7 shows the SS scaling metrics for sample A with WNW = 
20nm. Error bars show the standard deviation of the 
measurement over 25 devices at each data point. Consistent 
sub-100mV/dec SS has been obtained for the devices at 
Vds=0.5V for all Lch. Figs. 8 - 9 show the SS and DIBL 
scaling metrics with different WNW. No evident WNW 
dependence is observed, indicating the current EOT and 
GAA structure yield a very small geometric screening length 
(λ) compared to Lch. The mean SS and DIBL remain 
unchanged at ~75mV/dec and ~25mV/V with Lch down to 
50nm, showing the immunity of these devices to SCE.  
 
Fig. 10 shows the transfer characteristics of one of the three 
best devices with SS of 63mV/dec at Vds=0.05V, indicating 
excellent gate control and low Dit. Seventeen devices show 
SS below 70mV/dec. The lowest DIBL achieved is 7mV/V 
(not shown). Figs. 11 - 12 show that gm and ION remain 
constant at small Lch indicating near-ballistic transport. Fig. 
13 shows the Dit box plot and histogram of sample A. The 
midgap Dit is extracted from the SS at Vds = 0.05V for Lch = 
50 - 80nm since these devices are immune to SCE. A mean 
Dit of ~4×1012 eV-1cm-2 is obtained with the lowest value of 
9×1011eV-1cm-2 corresponding to the 63mV/dec device. Fig. 
14 shows the increasing gm and Ion with decreasing WNW, due 
to the quantum confinement and volume inversion effect [2]. 
Simulation of inversion charge distribution inside the InGaAs 
nanowires in Fig. 15 (a) confirms volume inversion at all 
WNW. Fig. 15 (b) shows the inversion layer distribution along 
y = 15nm for different WNW. It is projected that the optimum 
WNW occurs at around 10nm where a plateau across the entire 
nanowire would form. Further reduction of nanowire size is 
therefore required to study the ultimate performance limit of  
InGaAs GAA devices.  
 
Figs. 16 - 17 show the transfer characteristics and gm-Vgs for 
20nm Lch InGaAs GAA MOSFETs with EOT = 1.7nm 
(sample C). Increasing EOT has led to increased SCE, 
evident from the larger SS and DIBL. However, higher gm =  
1.8mS/µm at Vds = 0.5V and 2.1mS/μm at Vds =1V is 
obtained on sample C, indicating enhanced mobility with 
relaxed EOT. A negative VT = -0.138V is also obtained from 
the same device. Fig. 18 shows the relatively low gate 
leakage current density for EOT=1.2 and 1.7nm even with the 
advanced 3D structure. Figs. 19 - 21 show the SS, DIBL, and 
VT scaling metrics for sample A, B, and C with Lch ranging 
from 20 to 80nm. Sample C shows the largest SS and DIBL 
due to the larger EOT of 1.7nm. Sample B shows worse SS 
and DIBL compared to sample A with the same EOT = 
1.2nm due to the larger Dit [3]. This indicates that insertion of 
ultra-thin Al2O3 interfacial layer can effectively improve 
LaAlO3/InGaAs interface quality. Decreasing EOT also 
results in better VT roll-off properties and is favorable for an 
enhancement-mode operation. It is also noted that the 
variation of sample A is also the least among all three gate 
stacks. This indicates that the EOT scaling with effective 
interface passivation has led to not only scalability 
improvements but also a variability breakthrough. Detailed 
analysis of the variability and reliability of InGaAs nanowire 
devices is on-going. Fig. 22 benchmarks SS and DIBL in this 
work with InGaAs non-planar FETs fabricated in our group. 
The GAA structure with thin EOT has shown significant 
improvement in the control of SCE, due to the better gate 
control. Table 1 compares the device dimensions and 
performance in this work with the representative non-planar 
and thin body planar InGaAs MOSFETs in the literature [4-8]. 
The successful demonstration of the smallest Lch, WNW, SS, 
DIBL and highest gm has been achieved in this work.  
 
Conclusion 
 
We have demonstrated the shortest Lch=20nm InGaAs GAA 
nanowire MOSFETs with ALD Al2O3/LaAlO3 gate stack. 
Lowest SS of 63mV/dec and DIBL of 7mV/V have been 
achieved. Benefiting from both the ultimate scalability of 
GAA structure and excellent transport property of III-V 
channel, InGaAs GAA technology is a strong candidate for 
future high-speed low-power logic applications. 
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Fig. 1 Device structure, dimension and key 
parameters of InGaAs GAA MOSFETs. 
Fig. 4 Output characteristics of a 20nm Lch InGa
GAA MOSFET with Al2O3/LaAlO3 gate dielec
(Sample A, EOT=1.2nm) and WNW=20nm. Is is u
due to relatively large junction leakage current in Id
Fig. 7 SS scaling metrics for InGaAs GAA MOSFE
(Sample A, WNW=20nm). Error bars show stand
deviation of the measurements over 25 devices. 
 
Fig. 10 Transfer characteristics of Lch=80nm 
InGaAs GAA MOSFET (Sample A, 
WNW=20nm) with SS=63mV/dec at Vds=0.05V. 
Three measured devices show SS=63mV/dec.  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
  
Fig. 2 Fabrication process flow and 
device splits of InGaAs GAA MOSFETs.  
Fig. 3 SEM ima
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Fig. 5 Transfer characteristics of the same 
device shown in Fig. 4. WG =100nm for 
WNW=20nm normalized to perimeter. 
Fig. 6 Tr
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Fig. 12 ION 
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Fig. 8 SS (Vds=0.05V) scaling metrics for 
sample A with WNW from 20 to 35nm. 
Fig. 9
sample
Fig. 11 gm scaling metrics for sample A (EOT 
=1.2nm, WNW=20nm) at Vds=0.5V and 1V. 
ges of (a) PMMA mask defining 
InGaAs GAA FET with 4 wires. 
ansconductance of the same 
own in Fig. 4. 
scaling metrics for sample A (EOT 
W=20nm) at Vds=Vgs-VT=0.5V. 
 DIBL scaling metrics for 
 A with WNW from 20 to 35nm. 
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Fig. 16 Transfer characteristics of 20nm Lch 
InGaAs GAA MOSFET with Al2O3 gate 
(Sample C, EOT=1.7nm) and WNW=20nm. 
Fig. 19 SS scaling metrics for samples 
A, B, and C with WNW=20nm. 
Fig. 13 Box plot and histogram for mid-gap Dit of 
sample A (WNW=20-35nm, Lch=50-80nm) 
extracted from SS. 3 devices have SS=63 mV/dec 
and 17 devices have SS<70 mV/dec. 
Fig. 22 SS/DIBL-Lch benchmarking for InGaAs 
nanowire MOSFETs in this work with other 3D In
MOSFETs demonstrated at Purdue. Much lowe
DIBL is obtained at smaller Lch due to the 
structure and thin EOT.
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
   
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 17 Transconductance of 20nm Lch 
InGaAs GAA MOSFET with Al2O3 gate 
(Sample C, EOT=1.7nm) and WNW=20nm. 
Fig. 21 VT 
A, B, and C
Fig. 18 Gat
=1.2nm) and
Fig. 20 DIBL scaling metrics for sample 
A, B, and C with WNW=20nm.  
Fig. 15 (a) Simu
for current InG
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inversion for al
along y=15nm fo
GAA 
GaAs 
r SS, 
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Table 1: Performance benchmark of typical non-plana
*Extracted/estimated from literature     
**Reported values are best from all measured devices
Fig. 14 WNW dependence of the ION 
(VDD=0.5V) and gm (Vds=0.5V), 
showing improved performance when 
reducing nanowire size. 
scaling metrics for sample 
 with WNW=20nm. 
e leakage of sample A (EOT 
 sample C (EOT=1.7nm). 
lated inversion charge distribution 
aAs nanowire MOSFETs with 
nd 35nm, indicating volume 
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